Abstract: This paper presents an 8-bit 1.6GS/s successive-approximation-register analog-to-digital converter (SAR ADC) with alternate comparators. To enhance dynamic performance and speed, a ...
Abstract: This paper presents a dual-mode offset calibration for high-speed dynamic comparators, offering a wide calibration range, low offset, low input-referred noise, and reduced comparison delay.
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback